A Verified Information-Flow Architecture

Arthur Azevedo de Amorim, Nathan Collins, André DeHon, Delphine Demange, Cătălin Hrițcu, David Pichardie, Benjamin Pierce, Randy Pollack, Andrew Tolmach

January 2014

What if we could redesign computers for security?





Clean-slate redesign of entire system stack

http://www.crash-safe.org

The SAFE Project

- Support for critical security primitives from hardware to application levels
 - Memory safety
 - Strong dynamic typing
 - Dynamic information flow and access control
- Design of key components informed by verification

SAFE Architecture

- Integrate well-known mechanisms for security (e.g. fat-pointers, type tags, ...)
- Focus of this paper: flexible mechanism for supporting information-flow control (IFC) using a hardware cache and tags



Our Goal

Formalize and verify the core IFC mechanism proposed by SAFE using the Coq proof assistant



Information-Flow Control (IFC)

Track and limit information dependency in computations

Noninterference (NI): Varying secret inputs does not affect public observations







U

L

<u>:</u>

Η





U

L





















 $\ddot{}$

L













Concrete Machine











Our Contributions

Using Coq, we

- Model the core mechanism for supporting IFC in SAFE (our so-called "concrete machine")
- Develop a proof methodology (by refinement) for proving this mechanism correct



Information-Flow Model



Simple Abstract Machine

Stack machine with output channel, operating on integers



Simple Abstract Machine

Input/output model:

- The input of a program is its initial stack
- The result of executing a program is the sequence of its outputs



Label data with security levels

- H = high security
- L = low security

(or, more generally, any IFC lattice)



Machine has semantics with standard dynamic IFC baked-in

Mechanizing proof of NI is relatively straightforward





When low-security operands are combined, the result is low-security



When low-security operands are combined, the result is low-security



When low-security operands are combined, the result is low-security



When one operand is highsecurity, result is highsecurity





When one operand is highsecurity, result is highsecurity














IFC Abstract Machine

Labels on outputs mark who is able to see them





IFC Abstract Machine



IFC in Hardware



Similar to previous one, but with hardware mechanisms for supporting IFC



Plain integer tags instead of high-level IFC labels

Uninterpreted in hardware



Hardware cache governs tag propagation



Cache line relates combination of instruction and operand tags to result tag













Cache



Cache











Control is transferred to fault handler

Handler is a piece of machine code running in privileged mode



It can modify the cache, as well as bypass it











...and computes corresponding result tag



Add	0	1	1
-----	---	---	---

The handler then installs that line in the cache, returning to faulting instruction



Cache look-up will then succeed, allowing code to continue





Cache look-up will then succeed, allowing code to continue



Cache look-up will then succeed, allowing code to continue



Proving the Refinement



Abstract

labels correctly represented, cache compatible with IFC rules, machine in user mode

Concrete

a1

Abstract



Abstract



Abstract



Refinement Structure Abstract a_2 a_1 . . 0_a ta hit case simulation lemma t_c **0**_C **C**₂ C_1 Concrete

Abstract


Refinement Structure

Abstract



Refinement Structure Abstract a_1 a_2 0_a ta ... and returns to user code **0**_C **C**₂ p_1 p_k С3 C_1 . . .

Concrete

Refinement Structure

Abstract



Concrete

Refinement Structure

Abstract



Challenges

Interesting issues involved in these proofs

- Verification of machine code is difficult
- Need to formalize notion of compatibility between cache and IFC rules
- How to make it work for any IFC lattice?

Idea: Structure proof and implementation with another refinement























Handler Implementation and Verification

Structured-Code Generators

Structured programming instead of assembly programming

- Define structured-code generators as Coq functions
- Generators provide a structured language for the machine (if, case, and, or, while, ...)
- Prove Hoare-logic rules for each generator

Compiling IFC Rules

Write a rule table compiler in Coq

- Use generators as a backend
- Parameterized over correct implementation of lattice primitives
- Compose Hoare triples to show compiler correctness

Algorithm

- Fetch instruction and operand tags from faulting context
- Compute the result tag from this data using compiled rule table
- Install computed line into the cache

Proven correct by composing compiler lemma with triples for the glue code





What Else?

More in the Paper

Complete model includes more features

- Control flow and user-level procedures
- Block-structured memory with dynamic allocation
- System calls for implementing new IFC primitives
- Richer IFC labels (sets of principals represented as pointers to memory arrays)

Track implicit flows

- Track implicit flows
- Allocation and noninterference

- Track implicit flows
- Allocation and noninterference
 - Pointer values could leak secrets

- Track implicit flows
- Allocation and noninterference
 - Pointer values could leak secrets
- Label representation depending on machine state

- Track implicit flows
- Allocation and noninterference
 - Pointer values could leak secrets
- Label representation depending on machine state
- Low-level code for array manipulation and corresponding proofs

Wrapping Up

Conclusions

- Described a hardware mechanism for dynamic tag-checking and propagation
- Proof architecture for connecting it to high-level property
 - Refinement provides structure to proof
- Everything formalized in Coq

Coq Development

Entire formalization available at www.crash-safe.org

Complete machine and corresponding proofs in approximately 15k LOC



Future Work

- More interesting IFC features (concurrency, declassification, dynamic principal generation, ...)
- Make model more realistic
 - Incorporate more features of SAFE
 - Study tag cache in the context of conventional architectures
- Mechanism is not IFC-specific, investigate other applications.

Thank You!

Questions?